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Abstract
Recent NVIDIA Graphics Processing Units (GPUs) can
execute multiple kernels concurrently. On these GPUs, the
thread block scheduler (TBS) currently uses the FIFO policy
to schedule thread blocks of concurrent kernels. We show
that the FIFO policy leaves performance to chance, resulting
in significant loss of performance and fairness. To improve
performance and fairness, we propose use of the preemptive
Shortest Remaining Time First (SRTF) policy instead. Al-
though SRTF requires an estimate of runtime of GPU kernels,
we show that such an estimate of the runtime can be easily
obtained using online profiling and exploiting a simple ob-
servation on GPU kernels’ grid structure. Specifically, we
propose a novel Structural Runtime Predictor. Using a simple
Staircase model of GPU kernel execution, we show that the
runtime of a kernel can be predicted by profiling only the first
few thread blocks. We evaluate an online predictor based on
this model on benchmarks from ERCBench, and find that it
can estimate the actual runtime reasonably well after the exe-
cution of only a single thread block. Next, we design a thread
block scheduler that is both concurrent kernel-aware and uses
this predictor. We implement the Shortest Remaining Time
First (SRTF) policy and evaluate it on two-program workloads
from ERCBench. SRTF improves STP by 1.18x and ANTT by
2.25x over FIFO. When compared to MPMax, a state-of-the-
art resource allocation policy for concurrent kernels, SRTF
improves STP by 1.16x and ANTT by 1.3x. To improve fair-
ness, we also propose SRTF/Adaptive which controls resource
usage of concurrently executing kernels to maximize fairness.
SRTF/Adaptive improves STP by 1.12x, ANTT by 2.23x and
Fairness by 2.95x compared to FIFO. Overall, our implemen-
tation of SRTF achieves system throughput to within 12.64% of
Shortest Job First (SJF, an oracle optimal scheduling policy),
bridging 49% of the gap between FIFO and SJF.
1. Introduction
Concurrent kernel execution is a relatively new and interesting
feature in modern Graphics Processing Units (GPUs). Sup-
ported by the NVIDIA Fermi and Kepler family of GPUs, it
exploits task-level parallelism among independent GPU ker-
nels. Unlike on the CPU, however, task level parallelism on
the GPU is achieved primarily by space-sharing not time-
sharing [1]. Each GPU kernel exclusively occupies the re-
sources (i.e. registers, thread contexts, shared memory, etc.) it
needs and concurrent execution is only achieved if there are
enough resources left over to accommodate any concurrent
kernel. NVIDIA therefore positions concurrent kernel execu-
tion as allowing “programs that execute a number of small
kernels to utilize the whole GPU” [29].
Therefore, programs whose kernels already utilize the
whole GPU (“large kernels”) – the vast majority of bench-
marks in Rodinia [6], Parboil2 [35], etc. – do not benefit
from concurrent kernel execution and continue to execute se-
rially [30]. However, GPU kernels are not monolithic. Every
GPU kernel is organized as a hierarchy: a grid1 of thread
blocks2. GPU resources are actually allocated at the granular-
ity of thread blocks, not the whole kernel. Each thread block
is also required to be independent of other thread blocks and
the ordering of execution between thread blocks is not defined.
This granular execution model, designed to allow existing
GPU kernels to scale and be portable across different GPU
generations and models, was originally specific to CUDA [25]
but also underpins OpenCL [18].
Recent works on concurrent GPU kernel execution [1, 11,
12, 31, 30] have exploited this granular execution model
to achieve concurrent execution for large kernels. They
have demonstrated that controlling resource allocation of co-
running kernels can improve throughput and turnaround times.
Generally, resource allocation mechanisms tackle the serial-
ization caused by lack of resources by limiting the resources
allocated to each kernel. In theory, kernels can always be
executed concurrently because resources are always available.
However, since GPU resources are finite, these resource allo-
cation policies only postpone eventual serialization.
This work presents scheduling techniques to improve con-
current kernel execution. Orthogonal to the resource sharing
policies, we show that the granular execution of GPU ker-
nels can be exploited to obtain information that can be used
to achieve better schedules for concurrent kernels. On cur-
rent GPU hardware, concurrent kernels are executed in arrival
order (i.e. FIFO). This remains the case even in the resource-
allocation works cited above. We demonstrate that FIFO is
a poor choice and that preemptive scheduling policies can
1A grid is an instance of a kernel, so technically, “concurrent grid execu-
tion” is more accurate.
2We use CUDA terminology in this work.
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improve throughput and turnaround time.
This work focuses on the Thread Block Scheduler (TBS),
the first-level hardware scheduler in GPUs [29]. The TBS
decides which thread block executes next on an execution unit
(i.e. a Fermi SM or a Kepler SMX). Once the TBS hands
over a thread block to an execution unit, the second-level
hardware Warp Scheduler, takes over. While warp scheduling
has received considerable attention ([17, 15, 7, 32], to cite a
few), TBS scheduling policies have not been examined. Obvi-
ously, without concurrent kernels, the TBS could only choose
between the thread blocks of the single kernel currently exe-
cuting. However, with concurrent kernels, the TBS can now
play a significant role in improving system throughput and
turnaround times. Thus, our surprise when microbenchmark-
ing the Fermi revealed that the TBS on the Fermi continues
to issue thread blocks from concurrent kernels using a FIFO
policy – newer kernels wait until all of the thread blocks from
older kernels have been issued to the SMs. Even the latest
NVIDIA GPU, the Kepler K20 [28], continues this policy.
Therefore, in this work, we demonstrate that the use of
FIFO leaves performance to chance and that using appropriate
preemptive scheduling policies for thread block scheduling
improves both concurrent execution of kernels as well as sys-
tem throughput and turnaround time. In particular, we propose
two runtime-aware thread block scheduling policies – Short-
est Remaining Time First (SRTF) and SRTF/Adaptive – for
concurrent GPGPU workloads. However, these policies use
estimates of kernel runtime to determine their scheduling de-
cisions when executing concurrent workloads. We overcome
this problem using an observation that the GPU kernel ex-
ecution time is a simple linear function of its thread block
execution time, and therefore online profiling of the execu-
tion time of first few thread blocks suffices to estimate the
kernel execution time for scheduling. Thus, we propose a
novel online runtime predictor for GPU grids to provide these
estimates of runtime. To the best of our knowledge, this is
the first work to explore different TBS policies to improve
performance of concurrent workloads on GPUs. We make the
following specific contributions:
1. We introduce Structural Runtime Prediction and the Stair-
case model for online prediction of runtime of GPU ker-
nels. This model exploits the uniform structure of grids
to predict runtime.
2. We build an online runtime predictor whose predictions
are within 0.48x to 1.08x of actual runtime for single-
program workloads after observing only a single thread
block evaluated on hardware traces.
3. Using this predictor, we implement the Shortest Remain-
ing Time First (SRTF) policy for thread block scheduling
which achieves the best system throughput (1.18x bet-
ter than FIFO) and turnaround time (2.25x better than
FIFO) among all policies evaluated. Our implementa-
tion of SRTF also bridges 49% of the gap between FIFO
and Shortest Job First (SJF), an optimal but unrealizable
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Figure 1: System Throughput under the SJF, FIFO, and LJF
policies for 2-kernel workloads. Legend: Ray=RayTracing,
ID=ImageDenoising-nlm2.
policy.
4. To improve fairness of scheduling, we propose SRT-
F/Adaptive, a resource-sharing and scheduling policy
which ensures equitable progress for running kernels
while improving STP by 1.16x, ANTT by 2.23x and
Fairness by 2.95x over FIFO.
This work is organized as follows. Section 2 motivates the
need for better thread block schedulers and online predictors.
Section 3 introduces Structural Runtime Prediction and the
Staircase model for prediction. In Section 4 we describe the
construction of an online predictor. Section 5 describes the
scheduler and scheduling policies that we evaluate. Section 6
evaluates our scheduler. We conclude in Section 8.
2. Motivation
To evaluate the performance of the First-in First-out (FIFO)
policy on concurrent kernels, we simulate the scheduling of
28 two-program workloads from the ERCBench suite [5]. For
a two-program workload, FIFO’s schedule is the same as ei-
ther of Shortest Job First (SJF) or Longest Job First (LJF)
depending on the order of arrival of the kernels. Note that in
our evaluation (Section 6), there are 56 two-program work-
loads possible and the subset chosen arbitrarily here consists
of workloads A+B such that the names of benchmarks A and
B are in alphabetical order. In each A+B workload tested,
benchmark A’s kernel launches before that of benchmark B.
Figure 1 presents the system throughput (STP, as defined in
Eyerman and Eeckhout [9]) under FIFO scheduling for each
of the 28 two-program workloads. For comparison, the figure
also shows the system throughput achieved by the SJF and
LJF policies. The geomean STPs are: SJF, 1.82; FIFO, 1.58;
LJF, 1.16. We observe that for 17 of the 28 workloads, FIFO
achieves the same STP as SJF, that for 8 workloads its STP
is the same as LJF, and for the 3 remaining workloads, the
STP does not differ for SJF and LJF. Since FIFO is oblivious
to kernel characteristics, these results are entirely an artefact
of arrival order of the 2 kernels in each of the workloads we
2
chose. In this case, as kernels were launched in alphabetical
order of benchmark name, in 17 of the pairs the shorter kernel
started before the longer kernel.
Since NVIDIA GPUs use a FIFO policy, their throughput
for concurrent kernels is also governed solely by the order
in which the kernels were launched. For the experimental
scenario described above, the Fermi would lose 15% in sys-
tem throughput on average. In the worst case, shorter ker-
nels will arrive while a longer kernel is already executing, so
FIFO would end up scheduling like LJF and the Fermi would
lose 57% on average for these workloads. FIFO is also non-
preemptive, so execution of shorter kernels can end up being
serialized behind those of larger kernels. This serialization
at the GPU level can lead to slowdowns of the CPU part of
the program as well. For example, TimeGraph [16] demon-
strates that GPU programs with high OS priorities can suffer
from priority inversion when the GPU is monopolized by a
long-running kernel from a lower-priority program.
Recently proposed resource reservation policies [1, 11, 12,
31, 30] partially address the problem by reserving resources
for every kernel that is running but continue to use FIFO.
While this prevents serialization by guaranteeing access to the
GPU, our evaluation of a state-of-the-art reservation policy
will show (Section 6) that policies other than FIFO can lead
to better performance. In particular, since thread blocks can
reordered without violating CUDA semantics, a TBS can make
the following decisions if a new grid arrives while an old grid
is executing:
1. Do nothing: Continue executing thread blocks from the
currently running grid.
2. Run with available resources: Issue all thread blocks
from the currently running grid and if resources are left-
over, attempt to schedule thread blocks from any concur-
rently running grid. As resources on an SM are allocated
at the granularity of an entire thread block, some grids
may underutilize resources potentially permitting their
use by concurrently running grids.
3. Adjust grid resources: Vary the number of thread blocks
or the number of threads in a thread block [30], in or-
der to distribute a SM’s resources between concurrently
executing grids.
4. Preempt running grid: Pause scheduling of thread blocks
from the current grid, while allowing thread blocks from
other grids to be scheduled in order to prevent serializa-
tion of short kernels or enforce OS priorities.
The first item in the list above describes FIFO execution.
Past resource-sharing policies can be described ( [1, 11, 12, 31,
30], by the second and third items. In this work, we primarily
focus on the fourth item, i.e. switching between grids, but also
describe a dynamic grid resource adjustment policy.
To implement an SJF-like scheduling policy, a TBS requires
knowledge of the runtimes of currently executing and the
newly arrived grids. There are two main techniques that could
be used to obtain runtimes in advance. Offline models [34,
2, 19] could be used to predict runtimes. Alternatively, a
historical database of runtimes could be maintained per kernel
[22, 13, 10, 8, 4, 14] and used to predict runtimes.
The primary disadvantage of offline models is that they are
built for specific GPUs and require profile information for
every kernel that may run. This is impractical in general. Pre-
dictors that use historical databases fare better since they use
profile information, but they are unable to make predictions
until they have seen enough complete runs. Crucially, since
none of these predictors handles concurrent kernels at all, they
cannot be used when scheduling thread blocks of concurrent
kernels.
Ideally, an online predictor that is both aware of concurrent
kernels and that can predict runtime for all kernels in advance
– either at kernel launch or after a few thread blocks have
finished executing – is needed. Such a predictor could be
used by the TBS to make scheduling decisions. Therefore,
this work develops: (i) an online runtime predictor for GPU
kernels, and (ii) thread block scheduler policies that use this
predictor.
3. Structural Runtime Prediction
We introduce the principle of Structural Prediction on which
our online predictor is based. Structural prediction essentially
treats the execution of a grid’s N thread blocks (all of which
have the same code) as N repeated executions of the same
program. So by profiling the first few thread blocks of a grid,
we can predict the behaviour of the remaining thread blocks.
In this work, we observe the runtime of a thread block and
use it to predict the runtime of the whole kernel. We call this
technique Structural Runtime Prediction.
3.1. The Staircase Model
When a grid is launched on an NVIDIA Fermi3, its thread
blocks are mapped to one of the Fermi’s many streaming
multiprocessors. Each SM has a finite number of resources
(registers, threads, shared memory, block contexts) that are
allocated at thread block granularity. A SM accommodates as
many thread blocks of the grid as possible until one of these
resources runs out. The maximum number of thread blocks
of a grid that can be accommodated on an SM is called the
maximum residency of that grid. Thread blocks that cannot
be accommodated wait in queue until resources are available.
When a running thread block finishes, the Fermi thread block
scheduler schedules a queued thread block in its place. The
grid has finished executing when all its thread blocks are done.
Figure 2 illustrates this model execution of a grid on a single
SM. This grid has a maximum residency of R = 4 and each
thread block executes in t time. From the figure, therefore, the
total time for execution of all N blocks assigned to a single
3To avoid clumsy sentence constructions, we refer exclusively to the Fermi.
However, the results and observations in this section are valid on the Kepler
as well. See supplementary Section 9 for details.
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Figure 2: Staircase Model Execution of N thread blocks on
a single SM, with maximum residency R = 4 and each block
taking t time to execute. Here, N = 3R.
SM is therefore a simple function:
T = (dN/Re) t (1)
If we assume an even distribution of B thread blocks across
NSM SMs, then N = B/NSM . The maximum residency R can
be determined at grid launch time using using formulae like
those in the NVIDIA Occupancy Calculator [27]. Then, to
predict runtime, Equation 1 only needs the value of t. This
could be obtained by sampling, possibly as soon as a single
thread block finishes execution. However, for the prediction
to be useful for scheduling, the grid must execute more than R
blocks per SM as otherwise predictions are not timely.
3.2. Staircase Model Evaluation
To evaluate the Staircase model, we instrument major kernels
in the Parboil2 [35] and the ERCBench [5] suites to record
the start and end time of each thread block and the SM it
was executed on. We run these instrumented kernels on a
Fermi-based NVIDIA Tesla C2070, with a quad-core Intel
Xeon W3550 CPU, 16GB RAM and running Debian Linux
6.0 (64-bit) with CUDA driver 295.41 and CUDA runtime 4.2.
Figure 3 plots the end times of the thread blocks of the
Parboil2 SGEMM kernel from a single SM. This instance
of SGEMM execution closely resembles the Staircase model
execution of Figure 2. Also shown is the linear fit to these
end times using least-squares linear regression, as well as the
runtime value (T ) predicted using Equation 1 with t set to the
duration of the first finishing block. The linear fit overesti-
mates the actual finish time by 4.8% while the staircase model
prediction underestimates it by 6.04%.
We now obtain predictions for the other kernels. Predic-
tions are obtained for every invocation of a kernel and on
every SM. Since the Fermi has 14 SMs, and some kernels are
invoked multiple times, we obtain 4522 predictions for Par-
boil2 kernels and 112 predictions for the kernels in ERCBench.
Figure 4 is a boxplot of predictions normalized to the actual
runtime obtained using both linear regression and Equation 1
for ERCBench and Parboil2. Outliers (lying beyond the 1.5
inter-quartile range) are also plotted. Linear regression results
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Figure 3: Execution of SGEMM’s thread blocks on one SM.
Blocks are ordered by finishing time. Black squares represent
start times of each thread block, dark blue circles denote end-
ing time. Green line is linear fit to all the end timings. Red line
is prediction from equation 1, with t being the duration of the
first block to finish.
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Figure 4: Boxplots of Predictions from Linear Regression and
Staircase Models for ERCBench and Parboil2 benchmarks nor-
malized to actual runtime.
in normalized predictions between 0.99x to 1.11x of actual
runtime for ERCBench and 0.87x to 1.13x for Parboil2. This
strongly supports our hypothesis that GPU kernel runtime is a
linear function.
Unlike the models constructed by linear regression which
are built using the end times of all thread blocks, predictions
from Equation 1 only use the duration of the first thread block.
These predictions normalized to actual runtime lie between
0.54x to 1.18x for ERCBench and 0.39x to 1.49x for Parboil2.
If we exclude outliers, normalized predictions are between
0.66x and 1.18x for ERCBench and 0.6x and 1.2x for Parboil2.
We investigate the major causes for this inaccuracy in the
following sections.
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Figure 5: SGEMM execution as recorded on a different SM
from that of Figure 3. Start times of all subsequent blocks are
staggered by the end times of the first 5 blocks. Again, black
square represent start times of a thread block, dark blue cir-
cles represent ending times, the green line depicts the linear
fit, and the red line depicts the value of equation 1.
3.3. Non-Staircase Model Behaviour
Figure 5 presents a case where prediction using Equation 1
underestimates the total runtime. In the figure, from the same
execution as Figure 3 but from a different SM, the first R
blocks each end at different times. As a result, the starting
times of subsequent blocks are staggered. While the runtime
continues to be linear, direct application of Equation 1 to
such executions leads to gross underestimates. In ERCBench,
all underestimates (< 0.9x) were due to staggered execution
affecting executions of AES-d and SHA1 on some SMs. We
observe such staggered executions commonly on hardware,
but they were entirely absent in the simulator that we used.
3.4. Systematic Variations in Duration per Thread Block
The duration of each thread block, t, can vary during exe-
cution due to both random errors and systematic factors. In
this section, we look at the factors that systematically affect
t and therefore need to be accounted for in the prediction
mechanism.
3.4.1. Differing Work per Thread Block Although the
CUDA Programming Guide [26] recommends that work per
thread block be uniform for best performance, it does not re-
quire it, and thus t can be non-uniform across thread blocks.
For example, if the work done by thread blocks in the kernel
differs based on the value of their inputs, then each thread
block could take a different amount of time to run. Even if
all blocks were written to perform the same amount of work,
we observe a major source of overestimation error (> 1.1x)
from startup effects in the first few thread blocks whose longer
than average duration leads to overestimates. In ERCBench,
some SMs executing JPEG-d, SAD and SHA1 exhibit this
behaviour.
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Figure 6: Boxplots of thread block durations (t) normalized to
their average for a kernel. render’s maximum value is 4.
We use the data from Section 3.2 to examine the distribu-
tion of thread block durations. Figure 6 shows the boxplot
of thread block durations (t) normalized to their average for
kernels in the ECRBench suite. Observe that values of t for
the majority of thread blocks are within 0.95x to 1.1x of the
average except in the case of RayTrace’s render kernel. This
is expected since render’s thread blocks perform differing
amounts of work. But even in this case, we can see 50% of its
thread blocks are within 0.75x to 1x of the mean. Furthermore,
despite the magnitude of deviation, the linear regression model
for RayTrace predicts with a maximum error of 9%, while
even Equation 1 has a maximum error of 18%. For Parboil2
(not shown here), the major long-running kernels tend to have
uniform thread block durations, but the smaller kernels can ex-
hibit non-uniformity – cutcp’s thread block times vary from
0.4x to 1.37x of the average. We conclude that the majority of
kernels demonstrate the tendency to perform nearly uniform
amount of work per thread block. For those kernels that do
not, our predictor implementation (Section 4) uses the actual
runtime as feedback to correct any drift.
3.4.2. Differing SM Behaviour Figures 3 and 5 demonstrate
that individual SMs can vary in their behaviour for the same
kernel during the same run. Some GPU programs, such as
those studied by Liu et al. [21] and Samadi et al. [33], exhibit
load imbalance across SMs when sizes of their inputs are
varied. To obtain reliable predictions for these programs we
implement per-SM predictors.
3.4.3. Effect of Residency Although each kernel has a fixed
maximum residency R, non-availability of resources during
concurrent kernel execution might limit the number of resi-
dent thread blocks. Therefore, we investigate the effects of
residency on t. To separate out the effects of co-runners, these
experiments are run on hardware with each kernel running
alone at different residencies. The next section considers the
effects of co-runners. Figure 7 shows the variation in t as
residency is varied for a kernel. The values of t are smallest
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Figure 7: Average thread block duration at various residen-
cies normalized to average thread block duration at residency
1. AES-e, AES-d and render have a maximum residency of
6 blocks and all other kernels have maximum residency of 8
thread blocks.
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Figure 8: Total kernel runtime at various residencies normal-
ized to runtime at residency 1.
when residency is 1 and increase with residency. However,
as residency is increased, Figure 8 shows that total runtime
decreases and ultimately saturates. Thus, increases in t are
offset by the increase in throughput due to increased residency.
The actual rate of increase in t for a kernel as the residency
increases is a non-linear function and depends on both the
kernel and the GPU it is running on. For example, SHA1 has
a maximum residency of 8 thread blocks. However, at 64
threads to each thread block, there are only 16 warps at maxi-
mum residency. Therefore, on the Fermi which can issue two
instructions per clock, SHA1 is unable to supply enough in-
structions to saturate issue at low residencies (< 4). However,
once its residency increases beyond 4, it supplies at least two
instructions per cycle, but its performance is now limited by
two other factors: shared memory bandwidth, and its limited
ILP due to long dependent chains of consecutive instructions.
We leave the detailed modeling of these interactions to fu-
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Figure 9: Average duration of a thread block from simulator
for SAD mb_sad_calc kernel (61 threads per block) at different
residencies when sharing the GPU with 256 threads of a co-
running kernel.
ture work. In our predictor, we simply resample t whenever
residency changes.
3.4.4. Effects of Co-runners The effect of co-runners on t
was studied by running thread blocks from different kernels to-
gether. Unlike the data presented up to this point in this paper,
the results in this section are necessarily from the simulator
(Section 6.1.2).
Figure 9 shows the effect on mb_sad_calc’s average thread
block durations at different residencies. In this experiment,
mb_sad_calc runs along with 256 threads of another kernel.
From the figure, we observe that the effect on average thread
block duration varies depending on the co-running kernel. The
256 threads of SHA1 result in a greater change in the thread
block duration of mb_sad_calc than any other kernel.
Figure 10 shows the effect on the thread block duration of
mb_sad_calc as the number of threads of co-running NLM2
are varied. The duration per thread block for mb_sad_calc
varies from approximately 16000 cycles when alone to nearly
28000 cycles when running with seven thread blocks of NLM2.
Clearly, runtime is affected by both the partitioning of re-
sources and the specific co-running kernel. In our predictor,
therefore, we resample t whenever the set of co-runners or
their residencies changes.
3.5. Summary
The runtime of a GPU kernel running alone at a fixed resi-
dency can be modeled as a linear function. While the models
obtained by linear regression are accurate, they must be built
using data from complete runs as using a limited number of
thread blocks affects accuracy. We found that linear models
built using the end times of the first R thread blocks were
not very accurate. Linear models that used the first 2R thread
blocks fared better, predicting between 0.8x to 2x of actual run-
time for the ERCBench kernels. However, in terms of runtime,
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Figure 10: Average thread block durations from simulator for
SAD mb_sad_calc kernel (61 threads per block) when sharing
the GPU with NLM2 as residencies are varied for both kernels.
2R blocks represent 7% to 65% of total ERCBench kernel
runtimes (median 18%), thus compromising on timeliness.
Runtimes of concurrently running kernels, on the other
hand, are at best only piecewise linear, necessitating frequent
resampling of t. Equation 1, which only requires the duration
of a single thread block is therefore a better choice to predict
concurrent kernel runtime as it can be extended easily to deal
with them (Section 4). In fact, we find that for the scheduling
policies we evaluate, a rough but early prediction is just as use-
ful as an accurate oracle-supplied prediction (Section 6.2.2).
4. The Simple Slicing Predictor
The Simple Slicing (SS) runtime predictor is an online,
concurrent-kernel aware predictor based on Equation 1 that
takes Sections 3.3–3.5 into consideration. Its prediction of run-
time is an estimate of how much time a kernel would take to
complete if it was running from now (i.e. the time at which the
prediction is made) to completion, under the current conditions
(t, residency and co-runners).
To accommodate changes in t as the kernel executes (Sec-
tion 3.4–3.4.4), we split the execution of a kernel into multiple
slices. Each slice is demarcated by any of the events that cause
changes in t. In our current design, kernel launches and kernel
endings mark the boundaries of slices for all running kernels.
We assume that t remains constant within a slice enabling the
predictor to predict timings for blocks in that slice. Our predic-
tions assume that the last thread block to execute is contained
in the current slice since slice boundaries cannot be predicted
in advance. Finally, as each SM can vary in behaviour, our
predictor predicts runtimes for each kernel on a per-SM basis.
4.1. Predictor State
Table 1 details the state used by the Simple Slicing predictor
that is maintained on each SM on a per-kernel basis. State
updates (except for the prediction itself) are independent of the
predictor and occur on any of the following four events: launch
State Description
Active_Kernel_Cycles Cycles for which kernel is running on SM
Done_Blocks Number of thread blocks completed on SM
Total_Blocks Total number of thread blocks assigned to SM
Resident_Blocks Number of thread blocks resident
Total_Blocks_Done Number of blocks completed so far
Block_Start[] Cycle at which resident block started
t Duration of thread block
Pred_Cycles Total Runtime Cycles (Predicted)
Reslice Set to true when new slice has started
Table 1: State maintained per-kernel in each SM
of a kernel onto an SM (ONLAUNCH), start of a thread block
(ONBLOCKSTART), end of a thread block, (ONBLOCKEND)
and finally end of a kernel (ONKERNELEND). Algorithms for
state updates are detailed in Algorithm 1.
Algorithm 1 Functions to update per-kernel state on each
SM. Kernel.Residency is the maximum number of resident
blocks for Kernel; Kernel.Blocks is the total number of thread
blocks; NSM is the number of SMs; clock() is the current clock
cycle; blkindex is the block identifier on the SM (0–7).
1: function ONLAUNCH(Kernel)
2: Resident_Blocks← Kernel.Residency
3: Total_Blocks← dKernel.Blocks/NSMe
4: Reslice← true
5: function ONKERNELEND(Kernel)
6: for All Running Kernels do
7: Reslice← true
8: function ONBLOCKSTART(Kernel, blkindex)
9: Block_Start[blkindex]← clock()
10: function ONBLOCKEND(Kernel, blkindex)
11: Done_Blocks++
12: if Reslice then
13: t← clock()−Block_Start[blkindex]
When a kernel is launched, we initialize all its per SM coun-
ters to zero. Then, Resident_Blocks is initialized to R, the
maximum number of blocks that can reside at a time on an SM
when running alone. Finally, we initialize Total_Blocks to the
number of thread blocks we expect to execute on that SM. With
current schedulers, this is only an estimate. Current sched-
ulers (e.g., Fermi) dynamically assign thread blocks to SMs.
Depending on when each thread block terminates, the number
of thread blocks executed per SM can vary. Total_Blocks
can, therefore, be less than or more than the actual number of
blocks that execute on an SM. We currently assume uniform
distribution and hence set it to dKernel.Blocks/NSMe where
NSM is the number of SMs.
In ONBLOCKSTART and ONBLOCKEND, a number of
book-keeping variables Block_Start, Done_Blocks are up-
dated. Active_Kernel_Cycles tracks the actual number of
cycles the kernel has been running and is incremented on
every cycle that it has a warp running on an SM. Pred_Cycles
contains the runtime prediction for the kernel and is calculated
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Figure 11: Accuracy of the Simple Slicing (SS) Predictor. Run-
time Predictions normalized to actual runtime.
by the predictor using the following equation:
Pred_Cycles =Active_Kernel_Cycles+
(Total_Blocks−Done_Blocks)× t
Resident_Blocks
(2)
The prediction is calculated at the end of the handler of
ONBLOCKEND, and uses the duration of the first thread block
of a slice as the value for t. The use of Active_Kernel_Cycles,
which contains the actual runtime of a kernel so far, is to
correct predictor drift. Reslice is set to false after every
prediction.
4.2. Predictor Accuracy
We run traces of actual program runs through the predictor to
evaluate the predictor’s accuracy by comparing the predicted
runtime to actual runtime. Each trace of a program contains
the start and end times for every thread block as well as the
SM it ran on. We group the traces as: (i) single-gpu – traces
from runs of single applications on the GPU, (ii) single-sim –
traces from runs of single applications on the simulator, (iii)
mpmax – traces from two-program workloads executed on
the simulator using the JIT MPMax scheme described later in
Section 5.2.2. The single-gpu and single-sim traces feature
only a single slice whereas mpmax features at least two slices.
For mpmax, we measure accuracy only for the last slice.
We evaluate Equation 2 in a slice-aware mode (“/SS”) as
well as a slice-unaware mode, where the prediction is only
made once, at the beginning of the kernel. Figure 11 presents
the the results. For all the groups, the Simple Slicing predictor
is accurate to within 2x of the actual runtime for the majority
of programs. For single-gpu, the predictions are between
0.48x to 1.08x of actual runtime. Since Equation 2 is not step
function, single-sim predictions are less accurate than those for
the hardware. For mpmax, the simple slicing predictor corrects
the underestimates made by the slice-unaware predictor, and
the majority of its predictions are between 0.5x and 2x of
A B
SM0
Sampling Delay
A A B0 B B
SM1
Handoff Delay
A4AA B
Time
= Prediction Update (per SM)
A A A
AA B B B
B
Figure 12: Timeline of TBS Behaviour for Kernels A and B un-
der SRTF
runtime. We emphasize that these errors do not limit our
scheduling policies as our overall evaluation will show.
5. Thread Block Scheduling
The four scheduling policies that we evaluate in this work
consist of two of our policies, SRTF and SRTF/Adaptive, both
of which use estimates of runtime provided by the Simple
Slicing predictor to guide their scheduling decisions and two
other policies FIFO and MPMax which do not use runtime
estimates. Other than FIFO, all the policies are concurrent-
kernel aware.
5.1. Runtime Aware Policies
5.1.1. Shortest Remaining Time First (SRTF) Figure 12
depicts an example timeline of our TBS executing our SRTF
policy. Initially, kernel A begins execution. As each of its
thread blocks completes, we update the prediction for A’s
runtime on each SM. After concurrent kernel B launches, we
need a prediction to decide if it must replace A.
To do this with minimum disruption and delay, we sample
B on a single SM (here, SM0). Essentially, after a sampling
delay, when B must wait for A’s thread blocks to complete,
B begins execution (shown as B0). Meanwhile, A continues
executing on the other SMs. Since the other SMs can execute
A’s thread blocks intended for SM0, sampling B is minimally
disruptive.
Once a sufficient number of B’s blocks finish, a sample
prediction can be made on SM0. In this example, B’s sample
prediction indicates that it will finish faster than A, so SM0
switches to B. The sample prediction is copied to the other
SMs as an initial prediction. These SMs, after a hand-off delay
during which A’s blocks are still executing, also switch to
executing B’s thread blocks.
As B’s execution continues, each SM continues to refine B’s
prediction. If executing B’s thread blocks is no longer correct
(say, if B’s later thread blocks do more work than B’s initial
thread blocks), the SMs will switch back to A.
Our SRTF implementation only samples a single kernel
at a time. Further, when not sampling, only a single kernel
executes on the GPU. When multiple concurrent kernels are
queued up, each is sampled in FIFO order, with the goal being
to execute the shortest kernel first.
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Figure 13: SRTF versus SRTF/Adaptive. Note that NB1 +
NB2 = NB. Illustrative, not to scale.
5.1.2. SRTF/Adaptive The SRTF scheduling policy does
not share resources among concurrently executing kernels.
While this leads to good performance, it can be unfair. In the
example of SRTF scheduling depicted in Figure 13, kernel
B is delayed by T 1, the time taken by kernel A, leading to
a slowdown of (T 1+T 2)/T 2. In the extreme case, if T 1 is
only slightly smaller than T 2, then B experiences nearly a 2x
slowdown. By sharing resources between the two kernels, as
in the SRTF/Adaptive part of the same figure, it is possible
to ensure equitable progress for both kernels. The slowdown
in shared execution for A and B is then T S1/T 1 and (T S1+
T S2)/T 2 respectively.
Our proposal for resource sharing, SRTF/Adaptive, shares
GPU resources among concurrently executing kernels, but
only if it detects that the current SRTF schedule is unfair. To
do this, it calculates the slowdown for running kernels in non-
sharing mode as above. If the difference between the smallest
slowdown and the largest slowdown exceeds a threshold (we
use 0.5), SRTF/Adaptive switches to sharing mode in which
the maximum residency of kernel is limited with the rest turned
over to co-running kernels.
Once in sharing mode, SRTF/Adaptive continues to monitor
slowdowns for each program. Calculation of shared runtimes
(as in Figure 13) is slightly more involved. The value of T S1
is simply the runtime for A. Calculating T S2 requires knowing
NB1 and NB2, the number of blocks of B that execute in shared
and exclusive mode respectively. NB1 is obtained by solving
for N using Equation 1 with R equal to the shared residency
and T = T S1 (i.e. N = T R/t). The value of NB2 is then N−
NB1. This is an iterative procedure over all running kernels
and is hence bounded by the limited number of concurrent
kernels (8 on the NVIDIA Fermi). The exclusive runtime (i.e.
T 1 or T 2) is the prediction from the exclusive part of a run. If
there was no exclusive part, current predictions of runtime are
used instead.
Determining the split of resources between the co-running
kernels is harder. We evaluated an implementation that initially
distributed resources equally among all running kernels and
then redistributed resources as necessary. However, it was too
slow to achieve both fair execution and good performance on
our workloads since redistribution could only happen at thread
block completion. Therefore, we chose a fixed residency limit
of 3, one less than half of the resources, for the fastest kernel.
Static partitioning is not optimal for some workloads, but it
works well on average.
5.2. Runtime Unaware Policies
Benchmark Kernel R TPB Blocks
AES-d aesDecrypt128 6 256 1429
AES-e aesEncrypt128 6 256 1429
ImageDenoising-nlm2 NLM2 8 64 4096
JPEG-d CUDA...IDCT 8 64 512
JPEG-e CUDA..DCT 8 64 512
RayTracing render4 5 128 2048
SAD mb_sad_calc 8 61 1584
SHA1 sha1_kernel_direct 8 64 1539
Table 2: Grid Characteristics of ERCBench Kernels. TPB =
Threads Per Block, R = Maximum Residency
5.2.1. FIFO (Baseline) The FIFO Thread Block Scheduler
is based on the NVIDIA Fermi Thread Block Scheduler. It
schedules thread blocks from running kernels in the order of
their arrival. Only when all the thread blocks of a kernel have
been dispatched to the streaming multiprocessors for execution
are blocks from the next kernel scheduled.
5.2.2. Just-in-Time MPMax Just-in-time MPMax is a
resource-allocation policy, not a scheduling policy per se. It
is based on the best-performing MPMax resource-allocation
policy [30]. In this policy, each executing kernel sets aside
resources for a hypothetical “MPMax” kernel, a composite
constructed from co-running kernels. For example, under this
policy, when two kernels A and B execute together, A will set
aside resources for one thread block of B per SM and vice
versa. Our Just-in-time adaptation improves on the original
MPMax: i) the resources set aside by each kernel are calcu-
lated on the basis of the kernels actually running on the GPU
at that instant and ii) when concurrent kernel execution ceases,
kernels reoccupy the resources they had set aside. When
scheduling, thread blocks are issued from a kernel until its
MPMax limit is reached, after which the next kernel in FIFO
order gets to issue thread blocks.
6. Evaluation
We evaluate the execution of concurrent kernels under the four
TBS policies discussed in Section 5. Since existing bench-
marks lack concurrent kernels, our evaluation uses 2-program
workloads. The primary metrics reported are system through-
put (STP), average normalized turnaround time (ANTT) [9]
and the StrictF metric for fairness [36]. StrictF is defined as
the ratio of minimum slowdown to maximum slowdown, with
a value of 1 indicating high fairness.
6.1. Experimental Setup
6.1.1. Benchmarks Our 2-program workloads are composed
of 8 kernels from 8 ERCBench [5] benchmarks. The DVC,
RSA and Bitonic benchmarks are not used in our evaluation be-
cause the first two do not run on our simulator and BitonicSort
runs using only one thread block. Tables 2 and 3 highlight the
4The instrumented version of render used in Figure 7 uses one fewer
register allowing it to have six resident blocks. This is an artefact of the
CUDA compiler.
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Benchmark Kernel Simulator (cycles)Runtime Mean t %RSD
AES-d aesDecrypt128 234154 14529 12.52
AES-e aesEncrypt128 226335 14031 12.1
ImageDenoising-nlm2 NLM2 692686 19873 2.87
JPEG-d CUDA..IDCT 24853 5238 29.58
JPEG-e CUDA...DCT 25383 5367 32.95
RayTracing render 416563 15167 65.71
SAD mb_sad_calc 441297 32332 6.57
SHA1 sha1_kernel... 22224223 1708531 7.98
Table 3: Runtimes for ERCBench Kernels on the simulator.
%RSD = 100×Std.Dev(t)/Mean t
Number of SMs 15
Resources per SM 1536 threads, 32768 registers, 48KB shared mem-
ory, Maximum 8 Thread Blocks, Maximum 48
warps
Threads per warp 32
Warp scheduler Loose Round Robin
Table 4: Simulator Configuration
grid characteristics and runtimes for ERCBench kernels and
will be used to interpret our results in the following sections.
6.1.2. Simulator We modify the GPGPU-Sim simula-
tor (3.2.0) [3] extending the simulator to execute multiple
kernels concurrently (the released version only runs a single
kernel on an SM at a time) but leave the actual cycle-accurate
simulator for each thread unchanged. We also add a functional
thread block scheduler and predictors whose behaviour is as
described in Sections 4 and 5. The simulated GPU configura-
tion, listed in Table 4, is the GTX 480 configuration supplied
with GPGPU-Sim.
6.1.3. Methodology Multiprogrammed workloads cannot be
run directly on the GPU or on the simulator. Therefore, to
achieve concurrent execution of kernels, we use the techniques
described in [30] to construct multithreaded workloads with
each thread executing the individual CUDA programs. As
GPGPU-sim performs cycle-accurate simulation only for GPU
kernels with memory transfers only functionally emulated [23]
and CPU code running at full speed, we only record timings for
the simulated kernels even though we run the entire workload
to completion.
We use all possible 28 2-program workloads from the ER-
CBench suite. Since the order of kernel arrivals affects a
scheduler significantly, we simulate and present results for
both orders of arrival making for a total of 56 2-program work-
loads. Our primary results evaluate kernel arrivals that are
staggered by upto 100 cycles, thus the two kernels start nearly
together. We also present results for different arrival offsets
where the second kernel arrives after 25% and 50% of the first
kernel has finished executing.
6.2. Results
6.2.1. Overall Results Table 5 summarizes the results of our
evaluation. SJF shows the best STP, ANTT and fairness values,
but is unrealizable. Next to SJF, the SRTF policy has the best
STP and ANTT among all scheduling policies. It also has
the second best fairness value among the realizable policies
Scheduler STP ANTT Fairness
FIFO 1.35 3.66 0.19
MPMAX 1.37 2.15 0.36
SRTF 1.59 1.63 0.52
SRTF/ADAPTIVE 1.51 1.64 0.56
SJF 1.82 1.13 0.80
Table 5: Geomean STP, ANTT and Fairness for various
scheduling policies. Note that ANTT is a lower-is-better met-
ric.
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Figure 14: System Throughput (STP) for various scheduling
policies
that we evaluated. Compared to our baseline FIFO, SRTF
improves STP by 1.18x, ANTT by 2.25x and Fairness by 2.74x.
SRTF also outperforms MPMAX by 1.16x (STP) and 1.3x
(ANTT). The ADAPTIVE policy is the fairest among all the
realizable policies studied, with a 2.95x fairness improvement
over FIFO. It is also the second-best policy with its STP
being 1.12x better and ANTT being 2.23x better than baseline
FIFO. However, since ADAPTIVE achieves fairness by sharing
resources between concurrently executing kernels, its STP is
lower by 5% than that of SRTF. FIFO is the least fair policy.
6.2.2. System Throughput Figure 14 plots the system
throughput for all 56 workloads for all policies. SRTF outper-
forms other non-SJF schedulers in nearly all of the workloads.
However, as Table 5 shows, there is a gap of 12.64% between
SRTF and SJF. Unlike SJF which schedules kernels even be-
fore they run, SRTF must learn the runtimes of concurrently
executing kernels to determine which is the shorter kernel. In
our implementation, this is done through a sample execution
as described in Section 5. Since running thread blocks cannot
be preempted, sample execution must wait until resources are
available for sampling. This leads to two possible scenarios.
In the first scenario, the kernel currently executing has the
shortest runtime, and hence the sampling procedure disrupts
its execution when compared to SJF. In the second scenario,
the latest kernel to arrive has the shorter runtime and so the
time it waits for sampling to begin delays its execution as
compared to SJF.
The effect of sampling on performance is largely determined
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by the relative thread block durations of each concurrently ex-
ecuting kernel. Consider the RayTracing+JPEG-d pair in which
JPEG-d is launched as the second kernel. JPEG-d’s kernel is
very small, with average thread block duration of 5238 cycles
(Table 3). RayTracing’s thread blocks take on average 15168 cy-
cles to execute. Arriving second, JPEG-d’s worst-case sampling
delay is therefore on average 15168 cycles. Once sampling is
done, the worst-case handoff delay is also on average 15168
cycles on the SMs that were not participating in the sampling
and which would have continued executing thread blocks from
RayTracing. So, for a kernel that takes a total of about 25000
cycles when running alone, in this example JPEG-d has al-
ready slowed down by 2x. This is still better than the 17.76x
slowdown under FIFO.
To quantify the effects of sampling on performance, we con-
ducted an experiment where we omitted the sampling phase.
In this zero-sampling variant of SRTF, we provided the run-
times to the SRTF scheduler directly as in SJF. For our work-
loads, this improved STP by 3% to 1.64 and ANTT by 22%
to 1.33. The remaining performance gap is therefore only due
to the hand-off delay. Therefore the inability to preempt run-
ning thread blocks is thus the major performance limiter for
scheduling on the GPU. Since the zero sampling experiment
also provided accurate runtimes to the SRTF, the results also
show that SRTF is very tolerant of errors in the simple slicing
predictor.
On average, MPMAX and FIFO have almost the same
throughput. The detailed results show that MPMAX outper-
forms FIFO for slightly more than 50% of the workloads.
This is because of our experimental setup which evaluates
all possible 2-program workloads. For half of the workloads,
FIFO schedules just as SJF would.
MPMAX performs better than SJF for three workloads.
In all three workloads, we find that SHA1 executes second
and finishes approximately 21% to 37% faster than when
running alone. Our experiments on real hardware with non-
JIT MPMAX [30] failed to exhibit this speedup, though we
have observed such speedups in shared mode on hardware.
6.2.3. Average Normalized Turnaround Time Figure 15
shows that the ANTT values are nearly indistinguishable for
about 35% of the benchmarks, SRTF and ADAPTIVE are the
only realizable policies to have the lowest ANTT values for
all but two of the workloads. At 30.95 and 37.77, the worst
ANTT values for SRTF/ADAPTIVE and SRTF (not shown in
the figure) are well below the worst ANTT value (FIFO with
425.45) but are still higher than MPMAX whose worst ANTT
value is 10.08. These maximum values are for SHA1+JPEG-d
(the next highest value is for SHA1+JPEG-e) and are the result
of JPEG-e having to endure a hand-off delay of 1.7M cycles.
Since MPMAX reserves runtime resources on all SMs for
concurrently executing kernels as soon as they launch, JPEG-e
does not experience hand-off delay.
6.2.4. Fairness Figure 16 plots StrictF, the fairness metric we
use, for all of the workloads. SRTF/ADAPTIVE, our fairness-
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Figure 15: Average Normalized Turnaround Time (ANTT) for
various scheduling policies. ANTT is lower-is-better metric.
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Figure 16: Fairness (StrictF) for various scheduling policies.
oriented policy, executes 35 of the 56 workloads in sharing
mode. In 34 of the 56 workloads, it achieves higher fairness
than any the other realizable policies. System throughput
under SRTF/ADAPTIVE is within 5% of SRTF, while ANTT
is nearly the same.
While MPMAX achieves higher fairness than FIFO for
80% of the workloads, for 20% of the workloads, however,
sharing leads to a loss in performance that is relatively greater
for the smaller component of the workload as compared to
running with full resources.
6.2.5. Sensitivity to Arrival Time To evaluate sensitivity to
arrival time, we simulate workloads where the second kernel
arrives after the first kernel has executed a fixed number of
cycles. Table 6 presents the results when the second kernel
arrives at 25% and 50% of the runtime of the first kernel.
SRTF continues to perform well across all metrics for both
25% and 50% arrival offsets. From 25% to 50%, however, the
gaps between the different policies shrink, a consequence of
the fact that as the kernels start farther apart in time, there is
less opportunity for the scheduler to perform.
11
Scheduler 25% 50%STP ANTT Fair. STP ANTT Fair.
FIFO 1.44 2.74 0.27 1.48 2.36 0.32
MPMAX 1.45 2.05 0.38 1.49 1.93 0.40
SRTF 1.62 1.60 0.53 1.63 1.56 0.55
SRTF/ADAPTIVE 1.56 1.65 0.56 1.59 1.58 0.59
Table 6: Geomean STP, ANTT and Fairness for various
scheduling policies when second kernel arrives at 25% and
50% of first kernel’s runtime. ANTT is a lower-is-better metric.
7. Related Work
Lee et al. [20] recently proposed a thread block scheduler that
throttles the number of thread blocks executing on an SM
based on performance. The freed resources are allocated to
concurrently running kernels. Their scheme does not preempt
the running kernel, nor change the order of running kernels.
Nath et al. [24] proposed T ABS, which interleaves thread
blocks from concurrent kernels to manage thermal emergen-
cies on GPUs. Based on online profiling of thermal charac-
teristics, their thread block scheduler (in conjunction with an
OS-level scheduler) takes away resources from “hot” kernels
in the event of thermal emergencies, redistributing to “cold”
kernels. Their work illustrates a complementary goal achieved
by the TBS.
TimeGraph [16] schedules OpenGL programs at the OS-
level. It enforces policies by limiting access to the GPU at the
device driver level using OS-level priorities. TimeGraph is not
preemptive and does not support concurrent kernels.
Runtime prediction of GPU kernel execution time for
scheduling across heterogeneous CPU/GPU systems has been
explored in several works [4, 13, 10, 22, 14, 8]. Although we
do not explore scheduling a kernel across CPU and GPU, our
online predictor does not require a historical database and is
also aware of concurrent kernels.
8. Conclusion
We presented a novel online runtime predictor for GPU kernels
that exploited the structure of kernel grids to obtain runtime
predictions by observing thread block durations. We used
it to build a thread block scheduler with runtime aware poli-
cies, SRTF and SRTF/Adaptive, which were found superior
to the other realizable policies in terms of system throughput,
turnaround time and fairness. Compared to FIFO, our SRTF
policy improved STP by 1.18x and ANTT by 2.25x. SRTF
also outperformed MPMax, a state-of-the-art resource allo-
cation policy, with improvements of 1.16x in STP and 1.3x
in ANTT. Our SRTF/Adaptive policy achieved the highest
fairness among all the realizable policies, 2.95x better than
FIFO. Finally, SRTF bridged 49% of the gap between FIFO
and SJF, approaching to within 12.64% of SJF’s throughput.
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9. Supplementary results on the NVIDIA Ke-
pler
We repeated the experiments of Section 3 on a Kepler-based
NVIDIA Kepler K20Xm. The host machine is an octocore
Intel Xeon E5-2609 (2.4GHz) and runs the 64-bit version
of Debian Linux 7.1 with CUDA driver 319.32 and CUDA
runtime 4.2. Since there is no cycle-accurate simulator that
models the Kepler GPU, we continue to use the Fermi in our
evaluation in our paper.
Figure 17 shows that the staircase model continues to hold
on the Kepler for SGEMM. In fact, on the Kepler, we cannot
find instances of staggered execution of SGEMM on other
SMs as in Figure 5. However, other benchmarks do exhibit
staggered execution.
Figure 18 uses 4550 (the 28 extra predictions are from two
additional iterations of LBM) predictions for Parboil2 kernels
and 112 predictions for the kernels in ERCBench. Linear
regression results in normalized predictions between 0.95x to
1.09x of actual runtime for ERCBench and 0.9x to 1.09x for
Parboil2. Predictions from Equation 1 normalized to actual
runtime lie between 0.79x to 1.33x for ERCBench and 0.19x to
1.24x for Parboil2. The LBM benchmark in Parboil2 exhibits
staggered execution on the Kepler, unlike the Fermi, and hence
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Figure 18: Boxplots of Predictions from Linear Regression
and Staircase Models for ERCBench and Parboil2 benchmarks
normalized to actual runtime. (Kepler equivalent of Figure 4)
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Figure 19: Boxplots of thread block durations (t) normalized
to their average for a kernel. render’s maximum value is 3.66.
(Kepler equivalent of Figure 6)
all of its 1400 predictions are underestimates.
Note that there is no data point for residency 15 in Fig-
ures 20 and 21. Our method of controlling residency for a
kernel on hardware involves changing the size of dynamic
shared memory allocated to it during launch. However, there
is no size x of shared memory that can be chosen such that x
is divisible by 256 and 15x≤ 49152 and 16x > 49152. Here,
49152 is the total size of shared memory in bytes and 256 is
the granularity at which it is allocated, also in bytes.
Figure 22 does not contain simulator results (i.e. simple-sim
and mpmax).
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Figure 20: Average thread block duration at various resi-
dencies normalized to average thread block duration at resi-
dency 1. Residencies are: AES-e (8), AES-d (6), RayTracing
(10), SHA1 (12) and all other kernels have the maximum resi-
dency of 16 thread blocks. (Kepler equivalent of Figure 7)
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Figure 21: Total kernel runtime at various residencies normal-
ized to runtime at residency 1. (Kepler equivalent of Figure 8)
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Figure 22: Accuracy of the Simple Slicing (SS) Predictor. Run-
time Predictions normalized to actual runtime. (Kepler equiva-
lent of Figure 11)
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